Back Issues/Search Home → Archive → RSS → Subscribe → Popular →

All sectionsArchive › Vol 310 · Issue 5

Technology — Archive · Vol 310 Issue 5

1 article that week

OpenSourceForU, Tuesday, January 30th, 2024

RISC-V Based Architecture Integrates Complex Memory Tasks to Processor

Vol 310 · Issue 5 · 2024-01-30

VyperCore, a UK-based startup located in Bristol, has achieved a significant milestone in the development of a new chip architecture that incorporates RISC-V. They have successfully demonstrated the RTL (Register-Transfer Level) design of this technology in a RISC-V processor simulation, executing code for the first time.

more →
RISC-V Based Architecture Integrates Complex Memory Tasks to Processor